Click An Efficient Chiplevel Time Slack Allocation Algorithm for Dual-Vdd FPGA Power ReductionYan Lin1 Yu Hu1 Lei He1 and Vijay Raghunathan21EE Department UCLA2Purdue UniversityPartially supported